http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : 심재환 (검색결과 153 건)
- 무료
- 기관 내 무료
- 유료
-
-
심재환,Sim, Jae-Hwan 한국전자통신학회 2013 한국전자통신학회 논문지 Vol.8 No.1
The USB-IF has specified a Wireless USB (WUSB) protocol based on UWB for high speed wireless home networks and WPANs. In this paper, firstly, performance degradation due to the Private Distributed Reservation Protocol (DRP) conflict problem caused by devices' mobility is analyzed. And a novel relay transmission protocol combined with Private DRP conflict resolution is proposed to overcome the performance degradation at Private DRP conflicts. In order to give the loser device due to Private DRP conflicts another chance to maintain resources, the proposed relay transmission protocol executed at each device helps the loser device reserve another indirect link maintaining the required resources via a relay node. 본 논문에서는 UWB 기술 기반 무선 USB(WUSB) 프로토콜에서, 디바이스들의 이동성으로 인해 발생하는 Private Distributed Reservation Protocol (DRP) 예약 충돌 현상을 분석한다. 그리고 Private DRP 예약 충돌시 발생하는 성능 저하를 감소시키기 위해 Private DRP 릴레이 통신 기술을 제안한다. 본 논문에서 제안하는 Private DRP 릴레이 통신 프로토콜은 충돌대상 디바이스에게 예약된 자원을 유지할 수 있도록 Direct Link 뿐만 아니라, Private DRP 예약 충돌 시 릴레이 노드를 경유하여 또 다른 Indirect Link 링크를 빠르게 예약할 수 있는 분산적인 자원 예약 프로토콜을 제안한다.
-
-
-
-
沈載煥,卞基寧,尹炳熙,李相睦,金興壽 대한전자공학회 2002 電子工學會論文誌-SC (System and control) Vol.39 No.3
In this paper, a new standard basis parallel ternary-valued multiplier circuit designed using current mode CMOS is presented. Prior to constructing the GF(3m) multiplier circuit, we provide a GF(3) adder and a GF(3) multiplier with truth tables and symbolize them, and also design them using current mode CMOS circuit. Using the basic ternary operation concept, a ternary adder and a multiplier, we develop the equations to multiply arbitrary two elements over GF(3m). Following these equations, we can design a multiplier generalized to GF(3m). For the proposed circuit in this paper, we show the example in GF(33). In this paper, we assemble the operation blocks into a complete GF(3m) multiplier. Therefore the proposed circuit is easy to generalize for m and advantageous for VLSI. Also, it need no memory element and the latency not less fewer than other circuit. We verify the proposed circuit by functional simulation and show its result. 본 논문에서는 전류모드 CMOS를 통한 GF(3m)상의 표준기저 승산회로를 제안하였다. 먼저, GF(3)연산을 위해 필요한 가산 및 승산을 진리표를 통해 정의하고 이를 CMOS회로로 설계하였다. GF(3m)상의 임의의 두 원소들간의 승산의 전개방식을 수식을 통해 보였으며, 정의된 3치 기본연산자를 조합하여 GF(3m) 승산회로를 설계하였다. 제안된 수식과 회로를 m에 대하여 일반화하였고, 그 중 m=3에 대한 설계의 예를 보였다. 본 논문에서 제안된 승산회로는 그 구성이 블록의 형태로 이루어지므로 m에 대한 확장이 용이하며, VLSI에 유리하다. 또한 회로내부에 메모리소자를 사용하지 않고, 연산디지트들이 병렬로 연산되므로 빠른 연산이 가능하다. 제안된 회로의 논리연산동작을 시뮬레이션을 통해 검증하였다.
-
심재환 한국외국어대학교 중남미연구소 2019 중남미연구 Vol.38 No.4
This study is dedicated to the analysis on the development of national identity in Latin America through studies and literature related to national identities and transformations of Latin American States, written and described by Benedict Anderson, Michiel Baud and Fernanda Beigel. The Latinamerican identity, even within the intraregional bounds, remains fragmened, especially against the excluded ethnicities. The supranational identities in Latin America are diverse, yet none have succeeded in reaching the general inclusive characteristic of the great identitarian matrioshka of Europe. In this framework, it is necessary to question whether it is really possible to coordinate ethnicity with national identity. The study concludes that we have long passed the point in history in which national identity is bound to a single ethnicity, suggesting that it is time to accept the arrival of a new concept of national identity that stands on interculturality or interethnicity. Este trabajo se dedica al análisis sobre el desarrollo de identidad nacional en América Latina a través de lecturas relacionadas con las indentidades nacionales y las transformaciones de los Estados latinoamericanos descritas por Benedict Anderson, Michiel Baud y Fernanda Beigel. La identidad latinoamericana, aun dentro de los límites intra-regionales, permanece fragmentada especialmente contra las etnicidades excluidas. Las identidades supranacionales en América Latina son diversas y ninguna ha logrado alcanzar el carácter general inclusivo de la gran matrioshka identitaria de Europa. En este marco, se debe preguntar si en realidad es posible coordinar la etnicidad con la identidad nacional. Este ensayo concluye que ya se ha pasado el punto histórico en el cual una identidad nacional se vincula a una sola etnicidad, sugeriendo que es hora de aceptar la llegada de un nuevo concepto de identidad nacional que consta de una interculturalidad o interetnicidad.
-
심재환,변기영,윤병희,이상목,김흥수,Sim, Jae-Hwan,Byeon, Gi-Yeong,Yun, Byeong-Hui,Lee, Sang-Mok,Kim, Heung-Su 대한전자공학회 2002 電子工學會論文誌-SC (System and control) Vol.39 No.2
본 논문에서는 전류모드 CMOS를 통한 GF(3/sup m/)상의 표준기저 승산회로를 제안하였다. 먼저, GF(3)연산을 위해 필요한 가산 및 승산을 진리표를 통해 정의하고 이를 CMOS회로로 설계하였다. GF(3/sup m/)상의 임의의 두 원소들간의 승산의 전개방식을 수식을 통해 보였으며, 정의된 3치 기본연산자를 조합하여 GF(3/sup m/) 승산회로를 설계하였다. 제안된 수식과 회로를 m에 대하여 일반화하였고, 그 중 m=3에 대한 설계의 예를 보였다. 본 논문에서 제안된 승산회로는 그 구성이 블록의 형태로 이루어지므로 m에 대한 확장이 용이하며, VLSI에 유리하다. 또한 회로내부에 메모리소자를 사용하지 않고, 연산디지트들이 병렬로 연산되므로 빠른 연산이 가능하다. 제안된 회로의 논리연산동작을 시뮬레이션을 통해 검증하였다. In this paper, a new standard basis parallel ternary-valued multiplier circuit designed using current mode CMOS is presented. Prior to constructing the GF(3$^{m}$) multiplier circuit, we provide a GF(3) adder and a GF(3) multiplier with truth tables and symbolize them, and also design them using current mode CMOS circuit. Using the basic ternary operation concept, a ternary adder and a multiplier, we develop the equations to multiply arbitrary two elements over GF(3$^{m}$). Following these equations, we can design a multiplier generalized to GF(3$^{m}$). For the proposed circuit in this paper, we show the example in GF(3$^{3}$). In this paper, we assemble the operation blocks into a complete GF(3$^{m}$) multiplier. Therefore the proposed circuit is easy to generalize for m and advantageous for VLSI. Also, it need no memory element and the latency not less fewer than other circuit. We verify the proposed circuit by functional simulation and show its result.
-
The effects of different loading doses of dexmedetomidine on sedation
심재환,유현정,김상태 대한마취통증의학회 2014 Korean Journal of Anesthesiology Vol.67 No.1
Background: Dexmedetomidine is a useful sedative drug with various uses. We designed this study to investigate the clinical effects and complications of different loading doses, 0.5 and 1.0 μg/kg. Methods: Forty six patients, of American Society of Anesthesiologists physical status I and II, who required elective and emergency operation under spinal anesthesia were randomly assigned to group L or group H. Group L received a loading dose of 0.5 μg/kg for 10 minutes while group H received 1.0 μg/kg. Bispectral index (BIS), systolic blood pressure, heart rate, and Ramsay score were recorded at T0 (before loading), TL (just after loading) and T10, 20, 30 (10, 20, 30 minutes after TL). Complications, drug use, lowest BIS and time to reach BIS 80 after termination of dexmedetomidine were recorded during this study. Results: In group H, BIS value decreased significantly after TL compared to the baseline (T0), while in group L after T10. Between two groups, BIS values showed a significant differences only at T10, BIS of group H was lower than that of group L. Ramsay score showed no significant differences except in TL; the score of group L was significantly lower than that of group H. Other vital signs and complications showed a minimal differences between two groups. Conclusions: Higher loading dose (1.0 μg/kg) of dexmedetomidine can lead to faster sedation without any severe complications.
-
연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
