http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
Cheolho Kim,Haram Yun,Sabooh Ajaz,Hanho Lee 대한전자공학회 2015 Journal of semiconductor technology and science Vol.15 No.3
This paper presents a high-throughput lowcomplexity decoder architecture and design technique to implement successive-cancellation (SC) polar decoding. A novel merged processing element with a one’s complement scheme, a main frame with optimal internal word length, and optimized feedback part architecture are proposed. Generally, a polar decoder uses a two’s complement scheme in merged processing elements, in which a conversion between two’s complement and sign-magnitude requires an adder. However, the novel merged processing elements do not require an adder. Moreover, in order to reduce hardware complexity, optimized main frame and feedback part approaches are also presented. A (1024, 512) SC polar decoder was designed and implemented using 40-nm CMOS standard cell technology. Synthesis results show that the proposed SC polar decoder can lead to a 13% reduction in hardware complexity and a higher clock speed compared to conventional decoders.
Kim, Cheolho,Yun, Haram,Ajaz, Sabooh,Lee, Hanho The Institute of Electronics and Information Engin 2015 Journal of semiconductor technology and science Vol.15 No.3
This paper presents a high-throughput low-complexity decoder architecture and design technique to implement successive-cancellation (SC) polar decoding. A novel merged processing element with a one's complement scheme, a main frame with optimal internal word length, and optimized feedback part architecture are proposed. Generally, a polar decoder uses a two's complement scheme in merged processing elements, in which a conversion between two's complement and sign-magnitude requires an adder. However, the novel merged processing elements do not require an adder. Moreover, in order to reduce hardware complexity, optimized main frame and feedback part approaches are also presented. A (1024, 512) SC polar decoder was designed and implemented using 40-nm CMOS standard cell technology. Synthesis results show that the proposed SC polar decoder can lead to a 13% reduction in hardware complexity and a higher clock speed compared to conventional decoders.
Kim, Sang-Hyung,Lee, Dae Hee,Park, Cheolho,Kim, Dong-Won Elsevier 2018 Journal of Power Sources Vol.395 No.-
<P><B>Abstract</B></P> <P>The development of electrode materials with high capacity and good cycling stability is a challenging prerequisite for improving the energy density of lithium-ion batteries. In this work, we synthesize silicon nanoparticles embedded in the inactive Al<SUB>4</SUB>Cu<SUB>9</SUB>, AlFe and TiFeSi<SUB>2</SUB> matrix phases, as an anode material. The silicon alloy material exhibits good high rate performance and delivers a high initial discharge capacity of 1459.3 mAh g<SUP>−1</SUP> with capacity retention of 85.7% after 200 cycles at a current density of 300 mA g<SUP>−1</SUP>. The superior cycling performance of the silicon alloy compared to that of micro-sized pure silicon can be attributed to the unique structure of the alloy material. Here, the nano-sized silicon particles reduce the ionic diffusion path length and minimize volume expansion during lithiation, while the inactive matrix phases accommodate volume changes during repeated cycling and provide a continuous electronic conduction pathway to the silicon nanoparticles.</P> <P><B>Highlights</B></P> <P> <UL> <LI> Si alloy comprising Si nanoparticles embedded in the inert matrix is synthesized. </LI> <LI> It delivers a high initial discharge capacity with good cycling stability. </LI> <LI> As compared to pure Si, the Si alloy material shows superior cycling performance. </LI> <LI> Si alloy can be a promising anode material for high performance lithium-ion battery. </LI> </UL> </P>
Kim, Cheolho,Kang, Da-Young,Moon, Jun Hyuk Elsevier 2018 Nano energy Vol.53 No.-
<P><B>Abstract</B></P> <P>Carbon electrodes that are thick and maintain a high volumetric energy density are essential for high energy storage microsupercapacitors (MSCs). Here, fabrication of an electrode based on a boron-doped 3D porous carbon pattern (B-3D-PCP) by lithographic processes is demonstrated. The B-3D-PCP is obtained by carbonization and doping of a polymer pattern fabricated by interference lithography. Then, plasma etching is performed on the B-3D-PCP to obtain an interdigitated electrode, and a polymer electrolyte is applied to complete the MSC. The B-3D-PCP shows remarkably high pseudocapacitance after B-doping. This electrode also exhibits no capacitance loss when the electrode width increases, even at very high scan rates, owing to the uniform pores of the 3D-PCP. The solid-state B-3D-PCP MSC with a polymer gel electrolyte shows a capacitance of 7.1 mF/cm<SUP>2</SUP>, with a remarkable capacitance retention of 81%, especially upon a scan rate increase of 10 times at 100 mV. With B-3D-PCP MSCs, a volumetric energy density of 7.1 mWh/cm<SUP>3</SUP> and a volumetric power density of 66 W/cm<SUP>3</SUP> could be achieved. Finally, the performance of the MSC is demonstrated by using it to power various electronic devices. The results suggest a new electrode for the MSC that overcomes the performance limitations of conventional electrodes.</P> <P><B>Highlights</B></P> <P> <UL> <LI> We demonstrate a boron-doped 3D porous carbon pattern (B-3D-PCP) electrode fabricated by a full lithographic process. </LI> <LI> The B-3D-PCP microsupercapacitor shows a capacitance of 7.15mF/cm<SUP>2</SUP>, with a remarkable capacitance retention of 81%. </LI> <LI> The B-3D-PCP MSCs had a volumetric energy density of 7.1 mWh/cm<SUP>3</SUP> and volumetric power density of 66 W/cm<SUP>3</SUP>. </LI> <LI> We successfully demonstrate the performance of our MSC by powering various electronic devices. </LI> </UL> </P> <P><B>Graphical abstract</B></P> <P>Summary of the research: We fabricated a boron-doped 3D porous carbon pattern electrode using 3D interference lithography and applied it to a microsupercapacitor to obtain an excellent volumetric energy density of 7.1 mWh/cm<SUP>3</SUP>.</P> <P>[DISPLAY OMISSION]</P>
Kim In-Tae,Kim Cheolho,김상현,Ko Donghyeong,Moon Seong-Ho,Park Hwanghi,Kwon Jaewoong,Jin Bongyong 대한조선학회 2021 International Journal of Naval Architecture and Oc Vol.13 No.1
There are three different well-known methods for predicting the manoeuvrability of ships: (1) free running model test, (2) direct manoeuvring simulation using CFD and (3) system-based manoeuvring simulation. In this paper, the manoeuvrability of the KVLCC2 was estimated using CFD with rigid body motion and body force propeller method. The free running manoeuvre at the different time steps were also simulated. The yaw checking ability and the turning ability of KVLCC2 were predicted using CFD and could have been confirmed that the IMO criteria was satisfied. When the results were compared with the model test and system-based method, the free running simulation showed better agreement to that of the model test. It could also be confirmed that the results vary depending on the time step. Overall, the CFD results using the body force propeller method estimated most accurately the test results.