RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      검색결과 좁혀 보기

      선택해제
      • 좁혀본 항목 보기순서

        • 원문유무
        • 원문제공처
        • 등재정보
        • 학술지명
        • 주제분류
        • 발행연도
        • 작성언어
        • 저자
          펼치기

      오늘 본 자료

      • 오늘 본 자료가 없습니다.
      더보기
      • 무료
      • 기관 내 무료
      • 유료
      • In situ doping control and electrical transport investigation of single and arrayed CdS nanopillars

        Gu, Leilei,Liu, Xi,Kwon, Kyungmook,La, Chih-Chung,Lee, Min Hyung,Yu, Kyoungsik,Chueh, Yu-Lun,Fan, Zhiyong The Royal Society of Chemistry 2013 Nanoscale Vol.5 No.16

        <P>Highly aligned intrinsic and indium doped CdS nanopillar arrays were fabricated via a template assisted Solid Source Chemical Vapor Deposition method (SSCVD). The prepared nanopillar arrays were well aligned, dense and uniform in diameter and length. Their geometry can be well defined by the design of the templates. These unique properties make them promising candidates for future photonic and optoelectronic devices. The structure of the prepared nanopillars has been studied by high resolution transmission electron microscopy and their different growth orientation as compared to those grown in free space has been observed and interpreted by the template induced change of the liquid-solid interfacial energy and the surface tension at the edge of the circular interface. To investigate electrical property of CdS nanopillars, vertical nanopillar array devices and horizontal individual nanopillar field-effect transistors have been fabricated and characterized. The measurements showed that the location of the indium doping source significantly affected carrier concentration, conductivity and field-effect mobility of the prepared CdS nanopillars. Particularly, it was found that conductivity could be improved by 4 orders of magnitude and field-effect mobility could be enhanced up to 50 cm(2) V(-1) s(-1) via proper doping control. These results enable further applications of CdS nanopillars in nano-optoelectronic applications such as photodetection and photovoltaics in the future.</P>

      • SCIESCOPUSKCI등재

        Physiological Characteristics of Lactobacillus casei Strains and Their Alleviation Effects against Inflammatory Bowel Disease

        ( Yang Liu ),( Yifeng Li ),( Xinjie Yu ),( Leilei Yu ),( Fengwei Tian ),( Jianxin Zhao ),( Hao Zhang ),( Qixiao Zhai ),( Wei Chen ) 한국미생물생명공학회(구 한국산업미생물학회) 2021 Journal of microbiology and biotechnology Vol.31 No.1

        Lactobacillus casei, one of the most widely used probiotics, has been reported to alleviate multiple diseases. However, the effects of this species on intestinal diseases are strain-specific. Here, we aimed to screen L. casei strains with inflammatory bowel disease (IBD)-alleviating effects based on in vitro physiological characteristics. Therefore, the physiological characteristics of 29 L. casei strains were determined, including gastrointestinal transit tolerance, oligosaccharide fermentation, HT-29 cell adhesion, generation time, exopolysaccharide production, acetic acid production, and conjugated linoleic acid synthesis. The effects of five candidate strains on mice with induced colitis were also evaluated. The results showed that among all tested L. casei strains, only Lactobacillus casei M2S01 effectively relieved colitis. This strain recovered body weight, restored disease activity index score, and promoted anti-inflammatory cytokine expression. Gut microbiota sequencing showed that L. casei M2S01 restored a healthy gut microbiome composition. The western blotting showed that the alleviating effects of L. casei M2S01 on IBD were related to the inhibition of the NF-κB pathway. A good gastrointestinal tolerance ability may be one of the prerequisites for the IBD-alleviating effects of L. casei. Our results verified the efficacy of L. casei in alleviating IBD and lay the foundation for the rapid screening of L. casei strain with IBD-alleviating effects.

      • KCI등재

        OPTIMIZATION CONTROL OF CVT CLUTCH ENGAGEMENT BASED ON MPC

        Ling Han,Hongxiang Liu,Jinwu Wang,Shaosong Li,Leilei Ren 한국자동차공학회 2019 International journal of automotive technology Vol.20 No.6

        As an important part of continuously variable transmission (CVT) vehicle power transmission system, drive, neutral and reverse (DNR) wet clutch has the function of transmitting or interrupting vehicle power. However, due to the complex and variable working conditions of the clutch, it is difficult to achieve precise control of the clutch by the traditional control strategy. To solve this problem, a clutch control optimization algorithm based on model predictive control (MPC) is proposed. In order to identify and track the driver’s launching intentions, a driver’s launching intentions recognition system based on fuzzy neural network (FNN) is designed. The impact degree and friction work are taken as the evaluation standard of clutch control. The clutch controller is designed by using MPC control strategy, and the control effect is compared with the adaptive fuzzy neural network (AFNN) strategy. Finally, the validity of the control strategy is verified by simulation model and vehicle test. The results show that compared with the AFNN control strategy, the MPC control strategy can effectively control the clutch engagement and improve the vehicle launching quality.

      • KCI등재

        Multi-channel 5Gb/s/ch SERDES with Emphasis on Integrated Novel Clocking Strategies

        Changchun Zhang,Ming Li,Zhigong Wang,Kuiying Yin,Qing Deng,Yufeng Guo,Zhengjun Cao,Leilei Liu 대한전자공학회 2013 Journal of semiconductor technology and science Vol.13 No.4

        Two novel clocking strategies for a high-speed multi-channel serializer-deserializer (SERDES) are proposed in this paper. Both of the clocking strategies are based on groups, which facilitate flexibility and expansibility of the SERDES. One clocking strategy is applicable to moderate parallel I/O cases, such as high density, short distance, consistent media, high temperature variation, which is used for the serializer array. Each group within the strategy consists of full-rate phase-locked loop (PLL), a full-rate delay-locked loop (DLL), and t재 fixed phase alignment (FPA) techniques. The other is applicable to more awful I/O cases such as higher speed, longer distance, inconsistent media, serious crosstalk, which is used for the deserializer array. Each group within the strategy is composed of a PLL and two DLLs. Moreover, a half-rate version is chosen to realize the desired function of 1:2 deserializer. Based on the proposed clocking strategies, two representative ICs for each group of SERDES are designed and fabricated in a standard 0.18㎛ CMOS technology. Measurement results indicate that the two SERDES ICs can work properly accompanied with their corresponding clocking strategies.

      • SCIESCOPUSKCI등재

        Multi-channel 5Gb/s/ch SERDES with Emphasis on Integrated Novel Clocking Strategies

        Zhang, Changchun,Li, Ming,Wang, Zhigong,Yin, Kuiying,Deng, Qing,Guo, Yufeng,Cao, Zhengjun,Liu, Leilei The Institute of Electronics and Information Engin 2013 Journal of semiconductor technology and science Vol.13 No.4

        Two novel clocking strategies for a high-speed multi-channel serializer-deserializer (SERDES) are proposed in this paper. Both of the clocking strategies are based on groups, which facilitate flexibility and expansibility of the SERDES. One clocking strategy is applicable to moderate parallel I/O cases, such as high density, short distance, consistent media, high temperature variation, which is used for the serializer array. Each group within the strategy consists of a full-rate phase-locked loop (PLL), a full-rate delay-locked loop (DLL), and two fixed phase alignment (FPA) techniques. The other is applicable to more awful I/O cases such as higher speed, longer distance, inconsistent media, serious crosstalk, which is used for the deserializer array. Each group within the strategy is composed of a PLL and two DLLs. Moreover, a half-rate version is chosen to realize the desired function of 1:2 deserializer. Based on the proposed clocking strategies, two representative ICs for each group of SERDES are designed and fabricated in a standard $0.18{\mu}m$ CMOS technology. Measurement results indicate that the two SERDES ICs can work properly accompanied with their corresponding clocking strategies.

      연관 검색어 추천

      이 검색어로 많이 본 자료

      활용도 높은 자료

      해외이동버튼