1 이재환, "전하 펌프의 전류 부정합 감소를 위한 피드포워드 방식" 대한전자공학회 46 (46): 63-67, 2009
2 B. Terlemez, "Oscillation control in CMOS phase-locked loops" Georgia Institute of Technology 2004
3 J. Maneatis, "Low jitter process-independent DLL and PLL based on self-biased techniques" 31 (31): 1723-1732, 1996
4 N. Jae-Hyung, "Design of the charge pump for current mismatch reduction" 전북대학교 2008
5 W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops" 2 : 542-548, 1999
6 B. Razavi, "Design of Analog CMOS Integrated Circuits" McGraw-Hill 562-567, 2001
7 F. Gardner, "Charge-pump phase-locked loops" 28 (28): 1849-1858, 1980
8 R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation, Second Edition" IEEE Wiley 2005
9 M. Johnson, "A variable delay line PLL for CPU-coprocessor synchronization" 23 (23): 1218-1233, 1988
1 이재환, "전하 펌프의 전류 부정합 감소를 위한 피드포워드 방식" 대한전자공학회 46 (46): 63-67, 2009
2 B. Terlemez, "Oscillation control in CMOS phase-locked loops" Georgia Institute of Technology 2004
3 J. Maneatis, "Low jitter process-independent DLL and PLL based on self-biased techniques" 31 (31): 1723-1732, 1996
4 N. Jae-Hyung, "Design of the charge pump for current mismatch reduction" 전북대학교 2008
5 W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops" 2 : 542-548, 1999
6 B. Razavi, "Design of Analog CMOS Integrated Circuits" McGraw-Hill 562-567, 2001
7 F. Gardner, "Charge-pump phase-locked loops" 28 (28): 1849-1858, 1980
8 R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation, Second Edition" IEEE Wiley 2005
9 M. Johnson, "A variable delay line PLL for CPU-coprocessor synchronization" 23 (23): 1218-1233, 1988