Rectangle Packing 방식 기반 NoC 테스트 스케쥴링 = NoC Test Scheduling Based on a Rectangle Packing Algorithm

다국어 초록 (Multilingual Abstract)

An NoC (Networks-on-Chip) is an emerging design paradigm intended to cope with a future SoC containing numerous built-in cores. In an NoC, the test strategy is very significant for its practicality and feasibility. Among existing test issues, TAM architecture and test scheduling will particularly dominate the overall test performance. In this paper, we address an efficient NoC test scheduling algorithm based on a rectangle packing approach used for an SoC test. In order to adopt the rectangle packing solution as an NoC test scheduling algorithm, we design the configuration about test resources and test methods suitable for an NoC structure. Experimental results using some ITC'02 benchmark circuits show the proposed algorithm can reduce the overall test time by up to 55% in comparison with previous works.

국문 초록 (Abstract)

NoC 테스트는 온칩네트워크를 TAM으로 재사용하기 때문에 SoC 구조 기반의 여러 테스트 기법을 그대로 사용할 수가 없다. 본 논문에서는 네트워크 기반 TAM의 문제점을 크게 감소시킨 새로운 형태의 NoC 테스트 플랫폼을 소개하며 이를 이용한 NoC 테스트 스케쥴링 알고리즘을 제안한다. 제안한 알고리즘은 SoC 테스트 용도로 개발된 rectangle packing 방식을 기반으로 효율적이고 체계적인 테스트 스케쥴링이 가능하게 한다. ITC'02 벤치회로를 이용한 실험 결과 제안한 방법이 기존 방법에 비해 최대 55%까지 테스트 시간을 줄일 수 있음을 확인하였다.

참고문헌 (Reference)

1 E. J. Marinissen, "http://www. hitech-projects.com/itc02socbenchm"

2 E. J. Marinissen, "http://www. hitech-projects.com/itc02socbenchm"

3 Y. Xia, "Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints" 100-105, Nov.2003

4 E. Cota, "The Impact of NoC Reuse on the Testing of Core-based Systems" 128-133, April2003.

5 C. Liu, "Test Scheduling for Network-on-Chip with BIST and Precedence Constraints" 1369-1378, Oct.2004.

6 K. Chakrabarty, "Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming" 1163-1174, Oct.2000.

7 W. Zou, "SOC Test Scheduling Using Simulated Annealing" 325-330, April2003.

8 A. M. Amory, "Reducing Test Time with Processor Reuse in Network-on-Chip Based System" the 17th Symposium on Integrated Circuits and Systems Design 111-116, Sep.2004.

9 J. Im, "RAIN(RAndom INsertion) Scheduling Algorithm for SoC Test" 242-247, Nov.2004.

10 C. Liu, "Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking" 349-354, May2005.

11 E. Cota, "Power-Aware NoC Reuse on the Testing of Core-Based Systems" 1 : 612-621, Sep.2003.

12 V. Iyengar, "On using Rectangle Packing for SOC Wrapper/TAM Co-Optimization" 253-258, 2002.

13 L. Benini, "Networks on Chips: A New SoC Paradigm" 35 : 70-78, Jan.2002.

14 M. Nahvi, "Indirect Test Architecture for SoC Testing" 23 (23): 1128-1142, July2004.

15 A. Sehgal, "Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures" 422-427, Feb.2004.

16 B. Vermeulen, "Bringing Communication Networks on a Chip: Test and Verification Implications" 41 : 74-81, Sep.2003

17 E. Larsson, "A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling" 1135-1144, Sep.2003.

18 E. Larsson, "A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling" 1135-1144, Sep.2003.

19 J. Ahn, "A Practical Test Scheduling using Network-Based TAM in Network on Chip Architecture" LNCS 3740 : 614-624, Oct.2005.

20 P. Guerrier, "A Generic Architecture for On-Chip Packet-Switched Interconnections" 250-256, Mar.2000.