RISS 학술연구정보서비스

검색
다국어 입력

http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.

변환된 중국어를 복사하여 사용하시면 됩니다.

예시)
  • 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
  • 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
닫기
    인기검색어 순위 펼치기

    RISS 인기검색어

      KCI등재

      Expandable Flash-Type CMOS Analog-to-Digital Converter for Sensor Signal Processing

      한글로보기

      https://www.riss.kr/link?id=A103673576

      • 0

        상세조회
      • 0

        다운로드
      서지정보 열기
      • 내보내기
      • 내책장담기
      • 공유하기
      • 오류접수

      부가정보

      다국어 초록 (Multilingual Abstract)

      The analog-to-digital converter (ADC) is an important component in various fields of sensor signal processing. This paper presents an expandable flash analog-to-digital converter (E-flash ADC) for sensor signal processing using a comparator, a subtractor, and a mul-tiplexer (MUX). The E-flash ADC was simulated and designed in 0.35-µm standard complementary metal-oxide semiconductor(CMOS) technology. For operating the E-flash ADC, input voltage is supplied to the inputs of the comparator and subtractor. When the input voltage is lower than the reference voltage, it is outputted through the MUX in its original form. When it is higher than the reference voltage, the reference voltage is subtracted from the input value and the resulting voltage is outputted through the MUX. Operation of the MUX is determined by the output of the comparator. Further, the output of the comparator is a digital code. The E-flash ADC can be expanded easily.
      번역하기

      The analog-to-digital converter (ADC) is an important component in various fields of sensor signal processing. This paper presents an expandable flash analog-to-digital converter (E-flash ADC) for sensor signal processing using a comparator, a subtrac...

      The analog-to-digital converter (ADC) is an important component in various fields of sensor signal processing. This paper presents an expandable flash analog-to-digital converter (E-flash ADC) for sensor signal processing using a comparator, a subtractor, and a mul-tiplexer (MUX). The E-flash ADC was simulated and designed in 0.35-µm standard complementary metal-oxide semiconductor(CMOS) technology. For operating the E-flash ADC, input voltage is supplied to the inputs of the comparator and subtractor. When the input voltage is lower than the reference voltage, it is outputted through the MUX in its original form. When it is higher than the reference voltage, the reference voltage is subtracted from the input value and the resulting voltage is outputted through the MUX. Operation of the MUX is determined by the output of the comparator. Further, the output of the comparator is a digital code. The E-flash ADC can be expanded easily.

      더보기

      참고문헌 (Reference)

      1 C. –H. Chen, "Two-step incremental analogue-to-digital converter" 2013

      2 S. H. Nasrollaholhosseini, "Power reduction techniques in a 6 bit 1 GSPS flash ADC" 2012

      3 R. Megha, "Implementation of low power flash ADC by reducing comparators" 2014

      4 Y. K. Upadhyaya, "High-density magnetic flash ADC using domain-wall motion and pre-charge sense amplifiers" 2016

      5 A. Inamdar, "Flash ADC comparators and techniques for their evaluation" 2013

      6 A. A. Abualsaud, "Design and implementation of a 5-bit flash ADC for education" 1 (1): 2016-,

      7 S. Biswas, "Design and implementation of 4 bit flash ADC using low power low offset dynamic comparator" 1 (1): 2015-,

      8 A. Inamdar, "Design and evaluation of flash ADC" 2015

      9 P. P. Kute, "Cross coupled digital NAND gate comparator based flash ADC" 1718 (1718): 2015-,

      10 M. T. He, "A Study on A / D Converter with Clock-less Successive Approximation Method" 1998

      1 C. –H. Chen, "Two-step incremental analogue-to-digital converter" 2013

      2 S. H. Nasrollaholhosseini, "Power reduction techniques in a 6 bit 1 GSPS flash ADC" 2012

      3 R. Megha, "Implementation of low power flash ADC by reducing comparators" 2014

      4 Y. K. Upadhyaya, "High-density magnetic flash ADC using domain-wall motion and pre-charge sense amplifiers" 2016

      5 A. Inamdar, "Flash ADC comparators and techniques for their evaluation" 2013

      6 A. A. Abualsaud, "Design and implementation of a 5-bit flash ADC for education" 1 (1): 2016-,

      7 S. Biswas, "Design and implementation of 4 bit flash ADC using low power low offset dynamic comparator" 1 (1): 2015-,

      8 A. Inamdar, "Design and evaluation of flash ADC" 2015

      9 P. P. Kute, "Cross coupled digital NAND gate comparator based flash ADC" 1718 (1718): 2015-,

      10 M. T. He, "A Study on A / D Converter with Clock-less Successive Approximation Method" 1998

      11 T. Kalita, "A 4 bit Quantum Voltage Comparator based flash ADC for low noise applications" 24 (24): 2016-,

      12 S. Sheikhaei, "A 0. 35 μm CMOS comparator circuit for high-speed ADC applications" 2005

      더보기

      동일학술지(권/호) 다른 논문

      동일학술지 더보기

      더보기

      분석정보

      View

      상세정보조회

      0

      Usage

      원문다운로드

      0

      대출신청

      0

      복사신청

      0

      EDDS신청

      0

      동일 주제 내 활용도 TOP

      더보기

      주제

      연도별 연구동향

      연도별 활용동향

      연관논문

      연구자 네트워크맵

      공동연구자 (7)

      유사연구자 (20) 활용도상위20명

      인용정보 인용지수 설명보기

      학술지 이력

      학술지 이력
      연월일 이력구분 이력상세 등재구분
      2022 평가예정 계속평가 신청대상 (계속평가)
      2021-12-01 평가 등재후보로 하락 (재인증) KCI등재후보
      2018-01-01 평가 등재학술지 선정 (계속평가) KCI등재
      2017-12-01 평가 등재후보로 하락 (계속평가) KCI등재후보
      2013-01-01 평가 등재 1차 FAIL (등재유지) KCI등재
      2010-01-01 평가 등재학술지 유지 (등재유지) KCI등재
      2008-01-01 평가 등재학술지 유지 (등재유지) KCI등재
      2005-01-01 평가 등재학술지 선정 (등재후보2차) KCI등재
      2004-01-01 평가 등재후보 1차 PASS (등재후보1차) KCI등재후보
      2002-07-01 평가 등재후보학술지 선정 (신규평가) KCI등재후보
      더보기

      학술지 인용정보

      학술지 인용정보
      기준연도 WOS-KCI 통합IF(2년) KCIF(2년) KCIF(3년)
      2016 0.22 0.22 0.16
      KCIF(4년) KCIF(5년) 중심성지수(3년) 즉시성지수
      0.15 0.13 0.319 0.07
      더보기

      이 자료와 함께 이용한 RISS 자료

      나만을 위한 추천자료

      해외이동버튼