Fine-Grain Real-Time Code Scheduling for VLlW Architecture = Fine-Grain Real-Time Code Scheduling for VLlW Architecture

다국어 초록 (Multilingual Abstract)

In safety critical hard real-time systems, a timing fault may yield catastrophic results. In order to eliminate the timing faults from the fast responsive real-time control systems, it is necessary to schedule a code based on high precision timing analysis. Further, the schedulability enhancement by having multiple processors is of wide spread interest. However, although an instruction level parallel processing is quite effective to improve the schedulability of such a system, none of the real-time applications employ instruction level parallel scheduling techniques because most of the real-time scheduling models have not been designed for fine-grain execution.<br/>
In this paper, we present a timing constraint model specifying high precision timing constraints. and a practical approach for constructing static schedules for a VLIW execution model. The new model and analysis can guarantee timing accuracy to within a single machine clock cycle.

목차 (Table of Contents)

• Abstract
  
• Ⅰ. Introduction
  
• Ⅱ. Timing Constraint Model
  
• Ⅲ. Scheduling Algorithms
  
• Ⅳ. Conclusion and Future Research
  
• References
  
• 저자소개