<P>In this paper, we propose new string select transistors (SSTs)/dummy SSTs (DSSTs) threshold voltage (V-th) setting methods in simplified channel-stacked array with layer selection by multilevel operation (SLSM). In these methods, SSTs/DSSTs o...
http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
https://www.riss.kr/link?id=A107643305
2016
-
SCOPUS,SCIE
학술저널
3521-3526(6쪽)
0
상세조회0
다운로드다국어 초록 (Multilingual Abstract)
<P>In this paper, we propose new string select transistors (SSTs)/dummy SSTs (DSSTs) threshold voltage (V-th) setting methods in simplified channel-stacked array with layer selection by multilevel operation (SLSM). In these methods, SSTs/DSSTs o...
<P>In this paper, we propose new string select transistors (SSTs)/dummy SSTs (DSSTs) threshold voltage (V-th) setting methods in simplified channel-stacked array with layer selection by multilevel operation (SLSM). In these methods, SSTs/DSSTs on each layer are set to their targeted V-th values by incremental step pulse program/one erase with various erase voltages, respectively. In the fabricated pseudo-SLSM, the validity of the new methods is verified. As a result, it is confirmed that the V-th values of SSTs/DSSTs are set to the targeted V-th values by the new methods and SSTs with extremely narrow V-th distribution can be obtained in the consequence. Moreover, memory operations such as erase, program, and read are performed in the fabricated structure after setting the V-th values of all the SSTs/DSSTs by the new methods. Despite unique LSM operations, stable memory operations are obtained successfully without the interference between stacked layers.</P>
Process-Induced Variations of 10-nm Node Bulk nFinFETs Considering Middle-of-Line Parasitics