A Study on the Electrical Characteristics of Ultra Thin Gate Oxide

다국어 초록 (Multilingual Abstract)

Deep sub-micron device required to get the superior ultra thin gate oxide characteristics. In this research, I will recommend a novel shallow trench isolation structure(STI) for thin gate oxide and a $N_2$O gate oxide 30 $\AA$ by NO ambient process. The local oxidation of silicon(LOCOS) isolation has been replaced by the shallow trench isolation which has less encroachment into the active device area. Also for $N_2$O gate oxide 30 $\AA$, ultra thin gate oxide 30 $\AA$ was formed by using the $N_2$O gate oxide formation method on STI structure and LOCOS structure. For the metal electrode and junction, TiSi$_2$ process was performed by RTP annealing at 850 $^{\circ}C$ for 29 sec. In the viewpoints of the physical characteristics of MOS capacitor, STI structure was confirmed by SEM. STI structure was expected to minimize the oxide loss at the channel edge. Also, STI structure is considered to decrease the threshold voltage, result in a lower Ti/TiN resistance( Ω /cont.) and higher capacitance-gate voltage(C- V) that made the STI structure more effective. In terms of the TDDB(sec) characteristics, the STI structure showed the stable value of 25 % ～ 90 % more than 55 sec. In brief, analysis of the ultra thin gate oxide 30 $\AA$ proved that STI isolation structure and salicidation process presented in this study. I could achieve improved electrical characteristics and reliability for deep submicron devices with 30 $\AA$ $N_2$O gate oxide.

참고문헌 (Reference)

1 "Tree-dimensional DIBL for shallow trench isolated MOSFET’s" 46 : 139-, 1999.

2 "Transistor off-state leakage current induced by TiSi2 pre-amorphizing implant in a 0.2 um CMOS process" 21 (21): 155-, 2000.

3 "Low resistivity Tisi 2 on narrow p" 81 (81): 259-, 2002.

4 "Improvement of sub 0.1㎛ VLSI device quality using a novel titanium silicide formation process" 40 (40): 335-, 2002.

5 "Epitaxial Titanium Silicide Islands and Nanowires" 1-3 : 148-, 2003.

6 "Direct tunneling gate current in deep submicron MOSFET’s" 1 : 742-, 2001.

7 "Dielectric breakdown mechanism of thin SiO2 studied by the post break-down resistance statistics" 47 (47): 741-, 2000.

8 "A study on improvement of 30 Å ultra thin gate oxide quality" 729-, 2004.

9 "A study of metal impurities behavior due to difference in isolation structure on ULSI devices" 4 (4): 5900-, 2002.

10 "A new method of thin gate SiO2 reliability characterization" 34 (34): 437-, 2002.

11 "A Study on improvement of sub 0.1㎛ VLSI CMOS device ultra thin gate oxide quality using a novel STI structure" 13 (13): 729-, 2000.