High-Performance Variable-Length Reed-Solomon Decoder Architecture for Gigabit WPAN Applications = 기가비트 WPAN용 고성능 가변길이 리드-솔로몬 복호기 구조

국문 초록 (Abstract)

본 논문은 고속 WPAN 시스템에 대한 가변 길이 8-병렬 리드-솔로몬(RS) 복호기에 관한 일반적인 구조를 제안한다. 제안된 구조는 RS(266, 239) 코드뿐만 아니라 다양한 단축화 RS 부호들을 지원 할 수 있다. 특히, 가변길이 구조는 다양한 단축화 RS 부호에 대해 가변적인 낮은 지연을 제공하며, 8-병렬 구조를 적용하여 높은 데이터 처리율을 제공한다. 제안된 RS 복호기는 90-nm CMOS 표준 셀 기술을 사용하여 성능 분석을 수행하였고, 클록 주파수 300MHz에서 19-Gbps 데이터 처리율을 제공한다.

다국어 초록 (Multilingual Abstract)

This paper presents a universal architecture for variable-length eight-parallel Reed-Solomon (RS) decoder for high-rate WPAN systems. The proposed architecture can support not only RS(266, 239) code but various shortened RS codes. Moreover, variable-length architecture provides variable low latency for various shortened RS codes and the eight-parallel design also provides high data processing rate. Using 90-nm CMOS standard cell technology, the proposed RS decoder has been synthesized and measured for performance. The proposed RS decoder can provide a maximum 19-Gbps data rate at clock frequency 300 MHz.

목차 (Table of Contents)

• 요약
• Abstract
• Ⅰ. Introduction
• Ⅱ. Variable-Length Eight-Parallel Reed-Solomon Encoder
• Ⅲ. Variable-Length Eight-Parallel Reed-Solomon Decoder
• Ⅳ. Timing and Latency
• Ⅴ. Results and Comparison
• Ⅵ. Conclusions
• References
• 저자소개

참고문헌 (Reference)

1 "Wireless Medium Access Control (MAC) and Physical Layer (PHY) specifications for High Rate Wireless Personal Area Networks (WPANs): Amendment 2: Millimeter-wave based Alternative Physical layer Extension"

2 이한호, "Two-parallel Reed-Solomon based FEC architecture for optical communications" IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG KIKAI-SHINKO-KAIKAN BLDG MINATO-KU SHIBAKOEN 3 5 (5): 374-380, 200805

3 성원용, "Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories" IEEE 248-253, 2006

4 이한호, "High-speed low-complexity three-parallel reed-solomon decoder for 6-Gbps mmWave WPAN systems" IEEE 515-518, 2009

5 D. V. Sarwate, "High-speed Architecture for Reed-Solomon decoders" 9 (9): 641-655, 2001

6 H. Lee, "High-Speed VLSI Architecture for Parallel Reed-Solomon Decoder" 11 (11): 288-294, 2003

7 "High Rate 60GHz PHY, MAC and HDMI PAL"

8 S. B. Wicker, "Error Control Systems for Digital Communication and Storage" Prentice Hall 1995

9 H. M. Shao, "A VLSI Design of a Pipeline Reed-Solomon Decoder" 34 (34): 393-403, 1985

10 이한호, "A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders" ISCAS 901-904, 2007