TOF 센서용 3차원 Depth Image 추출을 위한 고속 위상 연산기 설계 = A Design of High-speed Phase Calculator for 3D Depth Image Extraction from TOF Sensor Data

국문 초록 (Abstract)

TOF(Time-Of-Flight) 센서에 의해 획득된 정보로부터 3차원 깊이 영상(depth image)을 추출하기 위한 위상 연산기의 하드웨어 구현을 기술한다. 설계된 위상 연산기는 CORDIC(COordinate Rotation DIgital Computer) 알고리듬의 vectoring mode를 이용하여 arctangent 연산을 수행하며, 처리량을 증가시키기 위해 pipelined 구조를 적용하였다. 고정 소수점 MATLAB 모델링과 시뮬레이션을 통해 최적 비트 수와 반복 횟수를 결정하였다. 설계된 위상 연산기는 MATLAB/Simulink와 FPGA 연동을 통해 하드웨어 동작을 검증하였으며, TSMC 0.18-${\mu}m$ CMOS 셀 라이브러리로 합성하여 약 16,000 게이트로 구현되었고, 200MHz@1.8V로 동작하여 9.6 Gbps의 연산 성능을 갖는 것으로 평가되었다.

다국어 초록 (Multilingual Abstract)

A hardware implementation of phase calculator for extracting 3D depth image from TOF(Time-Of-Flight) sensor is described. The designed phase calculator, which adopts a pipelined architecture to improve throughput, performs arctangent operation using vectoring mode of CORDIC algorithm. Fixed-point MATLAB modeling and simulations are carried out to determine the optimized bit-widths and number of iteration. The designed phase calculator is verified by FPGA-in-the-loop verification using MATLAB/Simulink, and synthesized with a TSMC 0.18-${\mu}m$ CMOS cell library. It has 16,000 gates and the estimated throughput is about 9.6 Gbps at 200Mhz@1.8V.

참고문헌 (Reference)

1 호요성, "다시점 카메라와 깊이 카메라를 이용한 3차원 실감방송 콘텐츠 제작" 38 (38): 44-49, 2011

2 J. E. Volder, "The CORDIC trigonometric computing technique" EC-8 (EC-8): 330-334, 1959

3 S. Hussmann, "Pseudo 4-phase shift algorithm for performance enhancement of 3D-TOF vision systems" 59 (59): 1175-1181, 2010

4 Raphael A. Camponogara Viera, "Iterative Mode Hardware Implementation of CORDIC Algorithm" 2011

5 Jongenelen, A.P.P., "Heterodyne Range Imaging in Real-time" 57-62, 2008

6 R. Gutierrez, "FPGA-implementation of atan(Y/X) based on logarithmic transformation and LUT-based techniques" 56 (56): 588-596, 2010

7 Jongenelen, A.P.P., "Efficient FPGA Implementati on on Homodyne-Based Time-of-Flight Range Imaging" 2010

8 Jongenelen, A.P.P., "Development of a Compact, Configurable, Real-time Range Imaging System" Victoria University of Wellington 2010

9 D.-M. Ross, "Design Rules for Implementing CORDIC on FPGAs" 797-802, 2011

10 D. Ghai, "Comparative Analysis of Various CORDIC Techniques" Engineering Thapar University 2011

11 B.Lakshmi, "CORDIC Architec- tures: A Survey" Hindawi Publishing Corporation 2010

12 S.B. Gokturk, "A time-of-flight depth sensor, system description, issues and solutions" 2004

13 S. Hussmann, "A performance review of 3D TOF vision systems in comparison to stereo vision systems, In Stereo Vision" I-Tech Edu. Publ 103-120, 2008

14 M. Saber, "A low- power implementation of arctangent function for communication application using FPGA" 60-63, 2009

15 Richard P. Brent, "A Regular Layout for Parallel Adders" C-31 (C-31): 260-264, 1982