Efficient Hybrid Transactional Memory Scheme using Near-optimal Retry Computation and Sophisticated Memory Management in Multi-core Environment

다국어 초록 (Multilingual Abstract)

Recently, hybrid transactional memory (HyTM) has gained much interest from researchers because itcombines the advantages of hardware transactional memory (HTM) and software transactional memory(STM). To provide the concurrency control of transactions, the existing HyTM-based studies use a bloomfilter. However, they fail to overcome the typical false positive errors of a bloom filter. Though the existingstudies use a global lock, the efficiency of global lock-based memory allocation is significantly low in multicoreenvironment. In this paper, we propose an efficient hybrid transactional memory scheme using nearoptimalretry computation and sophisticated memory management in order to efficiently process transactionsin multi-core environment. First, we propose a near-optimal retry computation algorithm that provides anefficient HTM configuration using machine learning algorithms, according to the characteristic of a givenworkload. Second, we provide an efficient concurrency control for transactions in different environments byusing a sophisticated bloom filter. Third, we propose a memory management scheme being optimized for theCPU cache line, in order to provide a fast transaction processing. Finally, it is shown from our performanceevaluation that our HyTM scheme achieves up to 2.5 times better performance by using the Stanfordtransactional applications for multi-processing (STAMP) benchmarks than the state-of-the-art algorithms.

참고문헌 (Reference)

1 M. Herlihy, "Transactional memory: architectural support for lock-free data structures" 289-300, 1993

2 S. Ghemawat, "TCMalloc: thread-caching Malloc"

3 N. Diegues, "Self-tuning intel transactional synchronization extensions" 209-219, 2014

4 C. C. Minh, "STAMP: Stanford transactional applications for multi-processing" 35-46, 2008

5 H. Yun, "PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms" 155-166, 2014

6 L. Dalessandro, "NOrec: streamlining STM by abolishing ownership records" 67-78, 2010

7 J. Vermorel, "Multi-armed bandit algorithms and empirical evaluation" 437-448, 2005

8 L. Dalessandro, "Hybrid norec: a case study in the effectiveness of best effort hardware transactional memory" 39 (39): 39-52, 2011

9 L. C. Baird, "Gradient descent for general reinforcement learning" 11 : 968-974, 1999

10 R. N. Zare, "Angular Momentum: Understanding Spatial Aspects in Chemistry and Physics" Wiley 2011

11 V. Pankratius, "A study of transactional memory vs. locks in practice" 43-52, 2011