This paper explains why the electromagnetic coupling between interconnect main Ω‐shape and straight I‐lines of printed circuit board (PCB) can be source of bandpass (BP) negative group delay (NGD) behavior. The investigation on the NGD effect is ...
http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
https://www.riss.kr/link?id=O107553105
2021년
-
1096-4290
1099-047X
SCOPUS;SCIE
학술저널
n/a-n/a [※수록면이 p5 이하이면, Review, Columns, Editor's Note, Abstract 등일 경우가 있습니다.]
0
상세조회0
다운로드다국어 초록 (Multilingual Abstract)
This paper explains why the electromagnetic coupling between interconnect main Ω‐shape and straight I‐lines of printed circuit board (PCB) can be source of bandpass (BP) negative group delay (NGD) behavior. The investigation on the NGD effect is ...
This paper explains why the electromagnetic coupling between interconnect main Ω‐shape and straight I‐lines of printed circuit board (PCB) can be source of bandpass (BP) negative group delay (NGD) behavior. The investigation on the NGD effect is established from an innovative microstrip circuit having medusa shape. The medusa topology analytical description is based on the equivalent circuit and S‐matrix model. Then, the group delay (GD) response enabling to explain the existence of the BP NGD function is defined. As proof‐of‐concept (POC), the influences of the medusa circuit constituting interconnect line (IL) lengths and interspaces on the BP NGD behavior are illustrated by parametric study. The NGD behavior is explained by the variations of the NGD value and NGD center frequency. More importantly, two NGD medusa prototypes were designed, fabricated, simulated and tested. The BP NGD responses of the two‐medusa circuit POCs are validated by a very good agreement between the calculations, simulations and experimentations. The test results confirm that the medusa circuit POCs generate BP NGD responses with NGD level and center frequency of about −1.6 ns and 2.76 GHz respectively.
Simultaneous measurement of thickness and permittivity using microwave resonator‐based planar sensor
Process and performance optimization of Triple‐RESURF LDMOS with Trenched‐Gate