기판 전압이 n-채널 무접합 MuGFET 의 Z-RAM 특성에 미치는 영향 = The impact of substrate bias on the Z-RAM characteristics in n-channel junctionless MuGFETs

다국어 초록 (Multilingual Abstract)

In this paper, the impact of substrate bias($V_{BS}$) on the zero capacitor RAM(Z-RAM) in n-channel junctionless multiple gate MOSFET(MuGFET) has been analyzed experimentally. Junctionless transistors with fin width of 50nm and 1 fin exhibits a memory window of 0.34V and a sensing margin of $1.8{\times}10^4$ at $V_{DS}=3.5V$ and $V_{BS}=0V$. As the positive $V_{BS}$ is applied, the memory window and sensing margin were improved due to an increase of impact ionization. When $V_{BS}$ is increased from 0V to 10V, not only the memory window is increased from 0.34V to 0.96V but also sensing margin is increased slightly. The sensitivity of memory window with different $V_{BS}$ in junctionless transistor was larger than that of inversion-mode transistor. A retention time of junctionless transistor is better than that of inversion-mode transistor due to low Gate Induced Drain Leakage(GIDL) current. To evaluate the device reliability of Z-RAM, the shifts in the Set/Reset voltages and current were measured.

참고문헌 (Reference)

1 이승민, "고온에서 무접합 및 반전모드 MuGFET의 문턱전압 이하에서 급격히 작은 기울기 특성" 한국정보통신학회 17 (17): 2133-2138, 2013

2 Andrade. M.G.C., "The impact of back bias on the floating body effect in UTBOX SOI devices for 1T-FBRAM memory application" 1-4, 2012

3 Nicoletti. T., "The dependence of retention time on gate length in UTBOX FBRAM with different source/drain junction engineering" 33 (33): 940-942, 2012

4 Parkinson. P.S., "Novel techniques for scaling deep trench DRAM capacitor technology to 0.11μm and beyond" 21-24, 2003

5 Okhonin. S., "New generation of Z-RAM" 925-928, 2007

6 Lee. C.W., "Nanowire zero-capacitor DRAM transistors with and without junctions" 242-245, 2010

7 Lee. C. W., "Low subthreshold slope in junctionless multigate transistor" 96 : 102106-4102107, 2010

8 Sasaki. K. R. A., "Improvement of retention time using pulsed back gate bias on UTBOX SOI memory cell" 1-2, 2013

9 Lee. C. W., "High temperature performance of silicon junctionless MOSFETs" 57 (57): 620-625, 2010

10 Nicoletti. T., "Experimental and simulation of 1T-DRAM trend with the gate length on UTBOX devices" 1-2, 2013

11 Park. S. J., "Back biasing effects in tri-gate junctionless transistors" 89 (89): 74-79, 2013

12 Aoulaiche. M., "BJT-mode endurance on 1T-DRAM bulk FinFET device" 31 (31): 2010

13 Onal. C., "A novel depletion-IMOS(DIMOS)device with improved reliability and reduced operating voltage" 29 (29): 64-67, 2009

14 Yoshida. E., "A capacitorless 1T-DRAM technology using Gate-Induced Drain-Leakage (GIDL)current for low-power and high-speed embedded memory" 53 (53): 692-697, 2006

15 Bawedin. M., "A capacitorless 1T-DRAM on SOI based on dynamic coupling and double-gate operation" 29 (29): 795-798, 2008

16 Okhonin. S., "A Capacitor-less 1T-DRAM cell" 23 (23): 85-87, 2002

17 Kotechki. D.E., "(Ba, Sr)TiO3 dielectrics for future stacked-capacitor DRAM" 43 (43): 367-392, 1999