The digital low dropout regulator (D-LDO) has recently attracted significant attention for its suitability in low voltage applications and scal-ability with advanced semiconductor processes. However, the trade-off between current efficiency and transi...
The digital low dropout regulator (D-LDO) has recently attracted significant attention for its suitability in low voltage applications and scal-ability with advanced semiconductor processes. However, the trade-off between current efficiency and transient response speed has limited its applications. This paper presents a novel Coarse–Fine-Tuning approach to improve the performance of the D-LDO. Verified in a 45-nm CMOS process, the proposed design achieves a voltage overshoot of 26.31 mV during a load change from 0 to 2 mA with a 20-ns transition time. The quiescent current is measured at 193.8 μA, and the design achieves a figure of merit of 1.22-ps.