SoC 플랫폼 기반 모바일용 3차원 그래픽 Hardwired T&L Accelerator 구현 = Implementation of a 3D Graphics Hardwired T&L Accelerator based on a SoC Platform for a Mobile System

다국어 초록 (Multilingual Abstract)

In this paper, we proposed an effective T&L(Transform & Lighting) Processor architecture for a real time 3D graphics acceleration SoC(System on a Chip) in a mobile system. We designed Floating point arithmetic IPs for a T&L processor. And we verified IPs using a SoC Platform. Designed T&L Processor consists of 24 bit floating point data format and 16 bit fixed point data format, and supports the pipeline keeping the balance between Transform process and Lighting process using a parallel computation of 3D graphics. The delay of pipeline processing only Transform operation is almost same as the delay processing both Transform operation and Lighting operation. Designed T&L Processor is implemented and verified using a SoC Platform. The T&L Processor operates at 80MHz frequency in Xilinx-Virtex4 FPGA. The processing speed is measured at the rate of 20M Vertexes/sec.

국문 초록 (Abstract)

본 논문에서는 휴대 정보기기 시스템에서 더욱 향상된 실시간 3D 그래픽 가속 능력을 갖는 SoC(System on a Chip) 구현을 위해 효과적인 T&L (Transform & Lighting) Processor 구조를 연구하였다. T&L 과정에 필요한 IP들을 설계하였으며, 이를 바탕으로 SoC Platform 기반으로 검증하였다. 설계된 T&L Processor는 24 bits 부동소수점 형식과 16 bits 고정소수점 형식을 적절하게 혼용하고 계산식의 병렬성을 최대한 활용하여 Transform 과정 연산과 Lighting 과정 연산의 지연시간을 균일하게 배분하여 Transform 과정만 처리할 때와 Lighting과 혼용으로 처리할 때 연산 속도의 차이가 없이 동작이 가능하다. 설계된 T&L Processor는 SoC 플랫폼을 이용하여 성능 측정 실험 및 검증을 하였고, Xilinx-Virtex4 FPGA에서 80 MHz의 동작주파수를 확인하였고 초당 20M개의 정점(Vertex) 처리 성능을 확인하였다.

참고문헌 (Reference)

1 "Transform, lighting and rasterization system embodied on a single semiconductor platform" nVidia Patent 1999

2 "The wild world of 3D graphics chips" 33 (33): 12-16, 2000

3 "The Implementation of Geometry Accelerator Simulator for 3D Graphic Accelerator Hardware Design" 2003

4 "IEEE standard for binary floating-point arithmetic" 1985.

5 "Graphics Rendering Architecture for a High Performance Desktop Workstation Proceeding of SIGGRAPH '93" 93-99, 1993.

6 "GLINT Gamma: A 3D Geometry and Lighting Processor for the PC" 235-246, 1997

7 "Fast division algorithm with a small lookup table" 2 : 14651468-, 1999

8 "Exploiting Parallelism of 3D Graphics Geometry using VLIW Geometry Processor" 1999

9 "Design of an Effective Control and Execution Method for Geometry Engines and Rasterizers within Embedded 3D Graphics Accelerators" 2003

10 "Comput(820)er Arithmetic : Algorithms and Hardware Design" Oxford University Press 128-211, 2000

11 "An in-depth look at Geforce3 features"

12 "An IEEE compliant floating-point adder that conforms with the pipelined Packet-Forwarding Paradigm" 49 (49): 2000

13 "A Cost-Effective Pipelined Divider with a Small Lookup Table" 489-495, 2004

14 "3D Game Engine Design" Morgan Kaufmann 2001

15 "3-D for Everyone" 76-88, 1996