에너지 효율이 높은 이중웨이선택형 연관사상캐시 = Energy-efficient Set-associative Cache Using Bi-mode Way-selector

다국어 초록 (Multilingual Abstract)

The way-lookup cache and the way-tracking cache are considered to be the most energy-efficient when used for level 1 and level 2 caches, respectively. This paper proposes an energy-efficient set-associative cache using the bi-mode way-selector that combines the way selecting techniques of the way-tracking cache and the way-lookup cache. The simulation results using an Alpha 21264-based system show that the bi-mode way-selecting L1 instruction cache consumes 27.57% of the energy consumed by the conventional set-associative cache and that it is as energy-efficient as the way-lookup cache when used for L1 instruction cache. The bi-mode way-selecting L1 data cache consumes 28.42% of the energy consumed by the conventional set-associative cache, which means that it is more energy-efficient than the way-lookup cache by 15.54% when used for L1 data cache. The bi-mode way-selecting L2 cache consumes 15.41% of the energy consumed by the conventional set-associative cache, which means that it is more energy-efficient than the way-tracking cache by 16.16% when used for unified L2 cache. These results show that the proposed cache can provide the best level of energy-efficiency regardless of the cache level.

참고문헌 (Reference)

1 J. Kang, "Way-tracking set-associative caches" 46 (46): 1497-1499, 2010

2 K. Inoue, "Way-predicting set-associative cache for high performance and low energy consumption" 273-275, 1999

3 S. Lee, "Way-lookup buffer for low-power set-associative cache" 8 (8): 1961-1966, 2011

4 D. Brooks, "Wattch: a framework for architectural-level power analysis and optimizations" 83-94, 2000

5 D. Burger, "The simplescalar tool set version 2.0" University of Wisconsin 1997

6 "SPEC 2000 Benchmark"

7 A. Hasegawa, "SH3: high code density, low power" 11-19, 1999

8 D. Nicolaescu, "Reducing power consumption for high-associativity data caches in embedded processors" 1064-1068, 2003

9 D. A. Patterson, "Computer architecture: a quantitative approach" Morgan Kaufmann Publishers 2002

10 N. Muralimanohar, "CACTI 6.0: A tool to model large caches" HP Laboratories 2009

11 J. Montanaro, "A 160 MHz, 32b 0.5W CMOS RISC microprocessor" 31 (31): 1703-1714, 1996