FVF-Based Low-Dropout Voltage Regulator with Fast Charging/Discharging Paths for Fast Line and Load Regulation

다국어 초록 (Multilingual Abstract)

A new internally compensated low drop-out voltage regulator based on the cascoded flipped voltage follower is presented in this paper. Adaptive biasing current and fast charging/discharging paths have been added to rapidly charge and discharge the parasitic capacitance of the pass transistor gate, thus improving the transient response. The proposed regulator was designed with standard 65-nm CMOS technology. Measurements show load and line regulations of 433.80 µV/mA and 5.61 mV/V, respectively. Furthermore, the output voltage spikes are kept under 76 mV for 0.1 mA to 100 mA load variations and 0.9 V to 1.2 V line variations with rise and fall times of 1 µs. The total current consumption is 17.88 µA (for a 0.9 V supply voltage).

참고문헌 (Reference)

1 A. Maity, "Tradeoffs Aware Design Procedure for an Adaptively Biased Capacitorless Low Dropout Regulator Using Nested Miller Compensation" 31 (31): 369-380, 2016

2 R.G. Carvajal, "The Flipped Voltage Follower: a Useful Cell for Low-Voltage Low-Power Circuit Design" 52 (52): 1276-1291, 2005

3 K. Bult, "The CMOS Gain-Boosting Technique" 1 (1): 119-135, 1991

4 J. Guo, "Power-Area-Efficient Transient-Improved Capacitor-Free FVF-LDO with Digital Detecting Technique" 51 (51): 8-9, 2015

5 G. Blakiewicz, "Output-Capacitorless Low-Dropout Regulator Using a Cascoded Flipped Voltage Follower" 5 (5): 418-423, 2011

6 A.J. López-Martín, "Low-Voltage Super Class AB CMOS OTA Cells with Very High Slew Rate and Power Efficiency" 40 (40): 1068-1076, 2005

7 J. Torres, "Low Drop-Out Voltage Regulators: Capacitorless Architecture Comparison" 14 (14): 6-26, 2014

8 S.W. Hong, "High-Gain Wide-Bandwidth Capacitor-Less Low-Dropout Regulator (LDO) for Mobile Applications Utilizing Frequency Response of Multiple Feedback Loops" 63 (63): 46-57, 2016

9 C.M. Chen, "Fast Transient Low-Dropout Voltage Regulator with Hybrid Dynamic Biasing Technique for SoC Application" 21 (21): 1742-1747, 2013

10 T.Y. Man, "Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC" 55 (55): 1392-1401, 2008

11 J. Ramirez-Angulo, "Comparison of Conventional and New Flipped Voltage Structures with Increased Input/Output Signal Swing and Current Sourcing/Sinking Capabilities" 1151-1154, 2005

12 P. Hazucha, "Area-Efficient Linear Regulator with Ultra-Fast Load Regulation" 40 (40): 933-940, 2005

13 X. Ming, "An Ultrafast Adaptively Biased Capacitorless LDO with Dynamic Charging Control" 59 (59): 40-44, 2012

14 P.Y. Or, "An Output-Capacitorless Low-Dropout Regulator with Direct Voltage-Spike Detection" 45 (45): 458-466, 2010

15 S.S. Chong, "A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator with Push-Pull Composite Power Transistor" 22 (22): 2297-2306, 2014

16 A. Maity, "A Hybrid-Mode Operational Transconductance Amplifier for an Adaptively Biased Low Dropout Regulator" 32 (32): 1245-1254, 2017

17 Y. Lu, "A Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power Supply Rejection" 62 (62): 707-716, 2015

18 X.L. Tan, "A FVF LDO Regulator with Dual-summed Miller Frequency Compensation for Wide Load Capacitance Range Applications" 61 (61): 1304-1312, 2014

19 Y. Kim, "A Capacitorless LDO Regulator with Fast Feedback Technique and Low-Quiescent Current Error Amplifier" 60 (60): 326-330, 2013

20 J. Guo, "A 6-μW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology" 45 (45): 1896-1905, 2010

21 Y. Lu, "A 312 ps Response-Time LDO with Enhanced Super Source Follower in 28 nm CMOS" 52 (52): 1368-1370, 2016

22 L. Sumanen, "A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter" 36 (36): 1048-1055, 2001

23 S. Chong, "A 0.9-μ/A Quiescent Current Output-Capacitorless LDO Regulator with Adaptive Power Transistors in 65-nm CMOS" 60 (60): 1072-1081, 2013