하이브리드 게이트 드라이버를 위한 회로 디자인 방법과 성능 평가에 관한 연구

국문 초록 (Abstract)

과거 주로 게임과 동영상 재생에 있어 리얼함을 극대화하기 위해 사용되었던 HMD(Head Mount Display)의 수요가 증가하고, 그 활용 범위가 교육과 훈련 등으로 확대되면서, 기존 HMD의 성능을 향상시킬 수 있는 방안에 대한 관심이 높아지고 있다. 본 논문에서는 HMD의 각 화소 회로에 제어 신호를 보내는 gate driver의 성능을 향상시키기 위해 CNT를 포함한 트랜지스터를 활용하는 방법에 대해 논하고자 한다. 기존 gate driver의 버퍼부를 구성하는 트랜지스터를 CNT를 포함한 트랜지스터로 교체하는 회로 설계 방법을 제안하고, 그 성능을 회로 시뮬레이션을 통해 기존 트랜지스터로만 구성된 gate driver의 성능과 비교해 보고자 한다. 시뮬레이션 결과, gate driver에 CNT를 포함할 경우 12.5 ㎓의 속도로 기존 gate driver 대비 약 0.3V 증가된 출력 전압(1.1V)을 얻을 수 있었으며, 최대 20배의 gate width를 줄일 수 있었다.

다국어 초록 (Multilingual Abstract)

As Head-Mounted Displays(HMDs), which are mainly used to maximize realism in games and videos, have experienced increased demand and expanded scope of use in education and training, there is growing interest in methods to enhance the performance of conventional HMDs. In this study, a methodology to utilize Carbon NanoTubes(CNTs) to improve the performance of gate drivers that send control signals to each pixel circuit of the HMD is discussed. This paper proposes a new circuit design method that replaces the transistors constituting the buffer part of the conventional gate driver with transistors incorporating CNTs and compare the performance of the suggested gate drive with that of a gate driver comprising only conventional transistors via simulations. According to the simulation results, by including CNTs in the gate driver, the output voltage can be increased by approximately 0.3V compared to the conventional gate driver high voltage(1.1V) at a speed of 12.5 ㎓ and the gate width also can be reduced by up to 20 times.

목차 (Table of Contents)

• Abstract
• 요약
• Ⅰ. 서론
• Ⅱ. 하이브리드 게이트 드라이버
• Ⅲ. 시뮬레이션
• Ⅳ. 결론
• References

참고문헌 (Reference)

1 Z. Zareei, "“Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems" 108 : 104962-, 2021

2 I. Mamatov, "oltage differencing buffered amplifier based low power, high frequency and universal filters using 32 nm CNTFET technology" 107 : 104948-, 2021

3 J. Kim, "The Onset Threshold of Cybersickness in Constant and Accelerating Optical Flow" 10 (10): 2020

4 C. Zhao, "Strengthened Comple-mentary Metal-Oxide-Semiconductor Logic for Small-BandGap Semiconductor-Based High-Performance and Low-Power Appli-cation" 14 (14): 15267-15275, 2020

5 지동섭, "Recent progress in the development of backplane thin film transistors for information displays" 한국정보디스플레이학회 22 (22): 1-11, 2021

6 "PTM Models"

7 G. Hills, "Modern microprocessor built from complementary carbon nanotube transistors" 572 (572): 595-602, 2019

8 H. G. Kenngott, "IMHOTEP: crossrofessional evaluation of a three dimensional virtual reality system for interactive surgical operation planning, tumor board discussion and immersive training for complex liver surgery in a headounted display" 2021

9 Y. Lee, "Hybrid integration of carbon nanotube and amorphous IGZO thin-film transistors" 10 (10): 25131-, 2020

10 J. M. Rabaey, "Digital Integrated Circuits:A Design Perspective" Prentice-Hall 2007

11 G. Cho, "Circuit-Level Simulation of a CNTFET With Unevenly Positioned CNTs by Linear Programming" 14 (14): 234-244, 2014

12 Y. Wang, "Applying Viscous Shear Stress to Align Single-Walled Carbon Nanotubes" 1-4, 2020

13 A. S. Vidhyadharan, "An ultra-low-power CNFET based dual VDD ternary dynamic Half Adder" 07 : 104961-, 2021

14 Y. Chen, "An 18.6-μm-Pitch Gate Driver Using a-IGZO TFTs for Ultrahigh-Definition AR/VR Displays" 67 (67): 4929-4933, 2020

15 L. Liu, "Aligned, high-density semiconducting carbon nanotube arrays for highperformance electronics" 368 (368): 850-885, 2020

16 G. Nageswara Rao, "A comparative study of augmented reality-based head-worn display devices" 2021

17 J. Deng, "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part II: Full Device Model and Circuit Performance Benchmarking" 54 (54): 3195-3205, 2007

18 J. Deng, "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region" 54 (54): 3186-3194, 2007