Electrical stabilities of half-Corbino thin-film transistors with different gate geometries

다국어 초록 (Multilingual Abstract)

In this study, the bias-temperature stress and current-temperature stress induced by the electrical stabilities of half-Corbino hydrogenated-amorphous-silicon (a-Si:H) thin-film transistors (TFTs) with different gate electrode geometries fabricated on the same substrate were examined. The influence of the gate pattern on the threshold voltage shift of the half-Corbino a-Si:H TFTs is discussed in this paper. The results indicate that the half-Corbino a-Si:H TFT with a patterned gate electrode has enhanced power efficiency and improved aperture ratio when compared with the half-Corbino a-Si:H TFT with an unpatterned gate electrode and the same source/drain electrode geometry.

참고문헌 (Reference)

1 A. Kuo, 55 : 1621-1629, 2008

2 H. Lee, 50 : 074203-, 2011

3 R. Schmechel, 101-, 2003

4 R.F. Bianchi, 43 : 74-, 2005

5 N. Matsuki, 19 : 2004

6 H. Lee, 55 : 2008

7 H. Lee, 50 : 120203-, 2011

8 H. Lee, 105 : 124522-, 2009

9 N. Wakai, "U.S. Ratent 5055899"

10 J. Lee, "U.S. Patent 6274884"

11 C.R. Kagan, "Thin-Film Transistors" Marcel Dekker 2003

12 W.H. Wolf, "Modern VLSI Design, 3nd ed" Prentice-Hall 1998