AC PDP에서 고속 어드레싱을 위한 네거티브 리셋 파형 및 구동회로의 구현 = Implementation of the Negative Reset Waveform and Driving Circuit for High Speed Addressing in AC PDP

다국어 초록 (Multilingual Abstract)

Recently, the demand for high definition TV is being increased by beginning of the digital broadcasting. The higher resolution of PDP is, the longer addressing time become, then, the sustain period for display image decreases. Because of the reason, dual-scan method which synchronously write information of an image on top and bottom of the screen is used for the high definition PDP. However, as the price competition of PDP becomes severe, we can`t avoid turning to a single-scan method which uses only a half of an expensive address IC. Accordingly, the sustain period becomes much shorter than prior method. In case of XGA level, it is impossible to display, eventually.
In this paper, we are going to prove usefulness by realizing negative reset waveform and the driving circuit for high speed addressing.

목차 (Table of Contents)

• ABSTRACT
• 1. 서론
• 2. 고속어드레싱을 위한 네거티브 리셋파형
• 3. 시스템의 구성
• 4. 실험 결과 및 검토
• 5. 결론
• 참고문헌