Vertical Channel NAND Flash Structure using DSCG(Double-Side-Control-Gate) to Reduce Cell to Cell Interference

다국어 초록 (Multilingual Abstract)

In this study we proposed the ‘Double-Side-Control-Gate’(DSCG) which solves problems the conventional 3-D vertical NAND flash structure using the added Sub-Side-Control-Gate(SSCG) and segregate charge nitride layer. The proposed DSCG structure was simulated and tested by the sentaurus TCAD(Synopsys. Inc) tool and confirmed the reduction of interference effect. To demonstrate the performance improvement of the proposed architecture, we analyzed cell-to-cell interference in 3- bit multi-cells and made quantitative analysis on the reduction of cell-to-cell interference resulting from the application of DSCG. In the analysis, we compared and estimated benefits expected from the application of DSCG by calculating Cell-to-Cell Distance(CTCD), pass voltage, etc. Lastly, we confirmed the above 90% reduction of the Cell-to- Cell interference using the DSCG structure.

목차 (Table of Contents)

• Abstract
• I. INTRODUCTION
• II. ARCHITECTURE
• III. SIMULATION RESULTS AND DISCUSSIONS OF INTERFERENCE EFFECT
• V. CONCLUSIONS
• REFERENCES

참고문헌 (Reference)

1 J. Jang, "Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory" IEEE International 192-193, 2009

2 J.-G. Yun, "Single-crystalline Si STacked ARray (STAR) NAND flash memory" 59 (59): 35-45, 2012

3 "Sentaurus Device User Guide, Version J-2014.9"

4 W. S. Cho, "Reliable Vertical NAND Technology with Biconcave Shaped Storage Layer and Leakage Controllable Offset Structure" IEEE International 130-131, 2010

5 R. Katsumata, "Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices" IEEE International 136-137, 2009

6 S. Aritome, "NAND Flash Memory Technologies" Wiley-IEEE Press 21-36, 2015

7 W. Kim, "Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage" IEEE International 188-189, 2009

8 E.-S. Choi, "Device Considerations for High Density and Highly Reliable 3D NAND Flash Cell in Near Future" 9.4.1-9.4.4, 2012

9 J. Yanagihara, "Control Gate Length, Spacing and Stacked Layer Number Design for 3D-Stackable NAND Flash Memory" 20-23, 2012

10 H. Tanaka, "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory" IEEE International 14-15, 2007