디지털 임피던스 보정과 이퀄라이저를 가진 1.88mW/Gb/s 5Gb/s 송신단 = A 1.88-mW/Gb/s 5-Gb/s Transmitter with Digital Impedance Calibration and Equalizer

국문 초록 (Abstract)

본 논문에서는 디지털 임피던스 보정 회로와 이퀄라이저 회로를 가진 1.2V 5Gb/s SLVS 차동 송신단을 제안한다. 제안하는 송신단은 4-위상 출력 클록을 갖는 위상 고정 루프, 4-to-1 직렬변환기, 레귤레이터, 출력 드라이버, 그리고 신호보존성을 향상하기 위한 이퀄라이저 회로를 포함한다. 또한, built-in self-test를 위해 pseudo random bit sequence 발생기를 함께 구현한다. 제안하는 SLVS 송신단은 80mV에서 500mV의 차동 출력 전압범위를 지원한다. SLVS 송신단은 1.2V의 공급전압을 가지는 65nm CMOS공정을 이용하여 구현한다. 측정된 5Gb/s SLVS 송신단의 peak-to-peak 시간 지터는 46.67ps이며, 전력소모는 1.88mW/Gb/s이다.

다국어 초록 (Multilingual Abstract)

This paper describes 1.2-V 5-Gb/s scalable low voltage signaling(SLVS) differential transmitter(TX) with a digital impedance calibration and equalizer. The proposed transmitter consists of a phase-locked loop(PLL) with 4-phase output clock, a 4-to-1 serializer, a regulator, an output driver, and an equalizer driver for improvement of the signal integrity. A pseudo random bit sequence generator is implemented for a built-in self-test. The proposed SLVS transmitter provides the output differential swing level from 80mV to 500mV. The proposed SLVS transmitter is implemented by using a 65-nm CMOS with a 1.2-V supply. The measured peak-to-peak time jitter of the implemented SLVS TX is about 46.67 ps at the data rate of 5Gb/s. Its power consumption is 1.88 mW/Gb/s.

참고문헌 (Reference)

1 MIPI Alliance, "MIPI alliance specification for M-PHY, version 2.0"

2 G. Balamurugan, "A scalable 5–15 Gbps, 14–75 mW low-power I/O transceiver in 65 nm CMOS" 43 (43): 1010-1019, 2008

3 B. Leibowitz, "A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling" 45 (45): 889-898, 2010

4 K.-L. J. Wong, "A 27-mW 3.6-Gb/s I/O transceiver" 39 (39): 602-612, 2004

5 K.-H. Lee, "A 2-Gb/s CMOS SLVS Transmitter with Asymmetric Impedance Calibration for Mobile Interfaces" E97-C (E97-C): 837-840, 2014

6 J.-H. Bae, "A 1V 2.8Gbps 0.18um CMOS Inverter-Based Digital Differential Transmitter with Calibrations of Termination and Mismatch" 12 (12): 1253-1257, 2004

7 J. Poulton, "A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS" 42 (42): 2745-2757, 2007

8 A. Amirkhany, "A 12.8-Gb/s/link Tri-Modal Single-Ended Memory Interface for Graphics Applications" 232-233, 2011

9 K. Kaviani, "A 0.4mW/Gb/s 16Gb/s near-ground receiver front-end with replica transconductance termination calibration" 132-133, 2012