Bumpless 접속 기술을 이용한 웨이퍼 레벨 3차원 적층 기술 = 3D Integration using Bumpless Wafer-on-Wafer (WOW) Technology

국문 초록 (Abstract)

본 논문은 기존의 미세화 경향에 대한 bumpless through-silicon via (TSV)를 적용한 웨이퍼 레벨3차원 적층기술과 그 장점에 대해 소개한다. 3차원 적층을 위한 박막화 공정, 본딩 공정, TSV 공정별로 문제점과 그 해결책에 대해 자세히 설명하며, 특히 $10{\mu}m$ 이하로 박막화한 로직 디바이스의 특성 변화에 대한 결과를 보고한다. 웨이퍼 박막화 공정에서는 기계적 강도 변동 요인, 금속 불순물에 대한 gettering 대책에 대해 논의되며, 본딩 공정에서는 웨이퍼의 두께 균일도를 높이기 위한 방법에 대해 설명한다. TSV형성 공정에서는 누설 전류 발생 원인과 개선 방법을 소개한다. 마지막으로 본 기술을 적용한 3차원 디바이스에 대한 roadmap에 관해 논의할 것이다.

다국어 초록 (Multilingual Abstract)

This paper describes trends in conventional scaling compared with advanced technologies such as 3D integration (3DI) and bumpless through-silicon via (TSV) processes, as well as the characteristics of CMOS (Complementary Metal Oxide Semiconductor) Logic device after thinning the wafers to less than $10{\mu}m$. Each module process including thinning, stacking, and TSV, is optimized for 3D Wafer-on-Wafer (WOW) application. Optimization results are discussed with valuable data in detail. Since vertical wiring of bumpless TSV can be connected directly to the upper and lower substrates by self-alignment, bumps are not necessary when TSV interconnects are used.

참고문헌 (Reference)

1 Y. S. Kim, "Ultra Thinning 300- mm Wafer down to 7-μm for 3D Wafer Integration on 45-nm Node CMOS Using Strained Silicon and Cu/Low-k Interconnects" IEEE 1-, 2009

2 F. Laermer, "U.S. Patent No. 5,501,893"

3 H. Kitada, "Surface Micro Roughness-Induced Leakage Current in Through-Silicon Via Interconnects" CNSE/SEMARECH 131-, 2011

4 Y. S. Kim, "Suppression of Defect Formation and Their Impact on Short Channel Effects and Drivability of pMOSFET with SiGe Source/Drain" 1-, 2006

5 H. Kitada, "Stress Sensitivity Analysis on TSV Structure of Wafer-on-a-Wafer (WOW) by the Finite Element Method (FEM)" IEEE Electron Devices Society 107-, 2009

6 M. Bohr, "Interconnect Scaling-The Real Limiter to High Performance ULSI" 241-, 1995

7 S. E. Thompson, "In Search of "Forever" Continued Transistor Scaling One New Material at a Time" 18 (18): 26-, 2005

8 K. Hozawa, "Impact of Backside Cu Contamination in the 3D Integration" IEEE 172-, 2009

9 D. Velenis, "Impact of 3D Design Choices on Manufacturing Cost" IEEE 2009

10 S. Tominaga, "Hybrid Electrochemical Mechanical Planarization Process for Cu Dual-Damascene Through-Silicon Via Using Non-Contact Electrode Pad" 49 (49): 2010

11 Y. S. Kim, "Hot Spot Cooling Evaluation Using Closed-Channel Cooling System (C3S) for MPU 3DI Application" IEEE Electron Devices Society (EDS) 144-, 2011

12 T. Miyashita, "High-Performance and Low-Power Bulk Logic Platform Utilizing FET Specific Multiple-Stressors with Highly Enhanced Strain and Full-Porous Low-k Interconnects for 45-nm CMOS Technology" 251-, 2007

13 C. W. Kaanta, "Dual Damascene: A ULSI Wiring Technology" IEEE Electron Devices Society 144-, 1991

14 N. Maeda, "Development of Sub 10-μm Ultra- Thinning Technology Using Device Wafers for 3D Manufacturing of Terabit Memory" IEEE Electron Devices Society (EDS) 105-, 2010

15 R. H. Dennard, "Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions" 9 (9): 256-, 1974

16 Y. Taur, "CMOS Scaling into the Nanometer Regime" 85 (85): 486-, 1997

17 T. Ohba, "Bumpless Through-Dielectrics-Silicon-Via (TDSV) Technology for Wafer-Based Three-Dimensional Integration (3DI)" 44 (44): 827-, 2012

18 C. C. Liu, "Bridging the Processor-Memory Performance Gap with 3D IC Technology" 22 (22): 556-, 2005

19 H. -S. Wong, "Beyond the Conventional Transistor" 46 (46): 133-, 2002

20 Y. S. Kim, "Advanced Wafer Thinning Technology and Feasibility Test for 3D Integration"

21 S. E. Thompson, "A Logic Nanotechnology Featuring Strained-Silicon" 25 (25): 191-, 2004