A Fully Integrated 0.13- <tex> $\mu$</tex>m CMOS 40-Gb/s Serial Link Transceiver

다국어 초록 (Multilingual Abstract)

<P> A fully integrated 40-Gb/s transceiver fabricated in a 0.13-<TEX>$\mu$</TEX>m CMOS technology is presented. The receiver operates at a 20-GHz clock performing half-rate clock and data recovery. Despite the low <TEX>${\rm f}_{\rm T}$</TEX> of 70 GHz, the input sampler achieves 10-mV sensitivity using pulsed latches and inductive-peaking techniques. In order to minimize the feedback latency in the bang-bang controlled CDR loop, the proportional control is directly applied to the VCO, bypassing the charge pump and the loop filter. In addition, the phase detection logic operates at 20 GHz, eliminating the need for the deserializers for the early/late timing signals. The four clock phases for the half-rate CDR are generated by a quadrature LC-VCO with microstrip resonators. A linear equalizer that tunes the resistive loading of an inductively-peaked CML buffer can improve the eye opening by 20% while operating at 39 Gb/s. The prototype transceiver occupies 3.4<TEX>$\, \times \,$</TEX>2.9 mm<TEX>$^{2}$</TEX> with power dissipation of 3.6 W from a 1.45-V supply. With the equalizer on, the transmit jitter of the 39-Gb/s 2<TEX>$^{15}-1$</TEX> PRBS data is 1.85 <TEX>${\rm ps}_{\rm rms}$</TEX> over a WB-PBGA package, an 8-mm PCB trace, an on-board 2.4-mm connector, and a 1 m-long 2.4-mm coaxial cable. The recovered divided-by-16 clock jitter is 1.77 <TEX>${\rm ps}_{\rm rms}$</TEX> and the measured BER of the transceiver is less than <TEX>$10^{- 14}$</TEX> . </P>