In digital mobile communications, we often use NRZ(non-Return-to-Zero) signal for reducing the transmission bandwidth when we communicate. So in this paper, we designed a bit synchronization circuit which extract he synchronized clock for random NRZ s...
In digital mobile communications, we often use NRZ(non-Return-to-Zero) signal for reducing the transmission bandwidth when we communicate. So in this paper, we designed a bit synchronization circuit which extract he synchronized clock for random NRZ signal. This bit synchronization circuit consists of the Phase Detector, Counter, Phase Comparator, Phase Controller and Divider. We designed all this circuit by MAX+PLUS II. The data process rate is 16kbps and master rate is 4.096MHz. The phase is compensated by 1/64 of the data signal period for every data bit.