
http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
모델 동정에 의한 Smith predictor 구조를 갖는 최적의 PID 제어기 설계
조준호,황형수 대한전자공학회 2007 電子工學會論文誌-SC (System and control) Vol.44 No.1
In this paper, a new method for first order plus dead time(FOPDT) model identification is proposed, which can identity multiple points on a process step response in terms of classification of time response. The process input and output to the test are decomposed into the transient part and the steady-state part. The steady-state part express one FOPDT model and the transient part express variously FOPDT model using least square estimation method. The optimum parameter tuning algorithm for PID controller of the Smith Predictor is proposed through ITAE as performance index. The Simulation results show the validity and improvement of performance for various processes. 본 논문은 시간 응답을 과도응답과 정상상태 응답으로 분류하여 1차의 지연시간을 포함한 공정을 동정하는 새로운 모델링 방법을 제시했다. 먼저 공정의 입출력 데이터를 분석하여 공정의 상태를 정상상태 응답과 과도상태 응답으로 분류한다. 그 다음 최소 자승법을 사용하여 정상상태 응답은 하나의 1차의 지연시간을 갖는 공정으로 추정하고, 과도상태 응답은 여러 개의 모델로 나누어 모델링 한다. 최적의 PID 동조법으로는 지연시간을 보상하는 Smith- Predictor 구조에 성능지수 ITAE값이 최소가 되도록 설계하였다. 시뮬레이션을 통하여 다양한 공정에 대하여 본 논문에서 제안한 방법을 적용하여, 모델축소 방법의 정확성 및 제어기 성능의 개선을 보였다.
조준호 조선시대사학회 2002 조선시대사학보 Vol.23 No.-
Study on the Controversies Over Placing Song Si-yl's Memorial Tablet at the Tobong Swn (道峯書院)攀 A memorial hall built in the present Dobong-dong area to honor Cho Gwangjo.攀攀 and the Political Situations of the TimeCho, Jun-ho


조준호,유수일,권영대,이용성,Cho, Jun Ho,Yoo, Soo Il,Kwon, Young Dae,Lee, Yong Sung 대한신경외과학회 2000 Journal of Korean neurosurgical society Vol.29 No.7
The giant-cell tumor is uncommon. It occurs in the long bones and vertebral localization is much less common, particularly in thoracic spine. We present a case of a 37-year-old man suffering from severe back pain. Affected vertebral bodies were removed by transthoracic approach and the spine was reconstructed with iliac bone autografts and internal fixation device(Kaneda) between T 8 and T 11. Histologoical diagnosis was giant-cell tumor, and pertinent literature was reviewed.
조준호,황형수 대한전자공학회 2007 電子工學會論文誌-SC (System and control) Vol.44 No.5
In this paper, we proposed development of improved model reduction and design of common controller using reduction model. The Algorithm of improved model reduction considered the transient response and the steady-state response in response curve. The generalized controller is designed not only to ensure specified phase margin and iso-damping property also optimized smith-predictor controller about real model using reduction model. Simulation examples are given to show the better performance of the proposed method than convention methods. 본 논문은 개선된 모델 축소 알고리즘을 이용하여 범용적 제어기 설계에 대해서 제안했다. 개선된 모델 축소 알고리즘은 모델의 과도상태와 정상상태 응답을 고려하여 주파수 영역에서 구하였다. 범용적 제어기 설계는 위상여유와 등 제동의 특성을 만족하는 PID 제어기와 2차 지연 모델에 대하여 촤적화 PID 제어기 설계에 대해서 제안 하였다. 시뮬레이션을 통하여 다양한 공정에 대하여 본 논문에서 제안한 방법을 적용하여, 모델축소 방법의 정확성 및 제어기 성능의 개선을 보였다.
HLA 연동 어댑터를 사용한 다중 해상도 모델 연동체계 개발
조준호,김희수,유민욱 한국군사과학기술학회 2020 한국군사과학기술학회지 Vol.23 No.4
Multi-resolution modeling(MRM) is required when simulating objects in variable resolution and can be applied for interoperating systems, which simulate objects in fixed resolution. However, most interoperation middleware do not support MRM, so participating models must handle several issues to simulate MRM system. In this paper, we propose an interoperation system, which is composed of several different resolution models, based on the High Level Architecture and Run-Time Infrastructure(HLA/RTI). In the proposed architecture, each model participates to a HLA federation through MRM adapter application, which supports data resolution conversion and HLA services while communicating with the model. MRM adapter application can be implemented based on an MRM adapter, and an adapter application development tool is proposed to support developing the application. Using the tool, developers can easily implement data resolution conversion component plugged-in HLA adapter. A case study is implemented in the proposed MRM system, and shows that models of different resolution works successfully with dynamic resolution changes.
파이프라인 구조를 가진 고해상도 CMOS A/D 변환기를 위한 디지탈 교정 및 보정 회로
조준호,최희철,이승훈 대한전자공학회 1996 전자공학회논문지-A Vol.33 No.6
In this paper, digital corrction and calibration circuit for a high-resolution CMOS pipelined A/D converter are proposed. The circuits were actually applied to a 12 -bit 4-stage pipelined A/D converter which was implemented in a 0.8${\mu}$m p-well CMOS process. The proposed digital correction logic is based on optimum multiplexer and two nonoverlapping clock phases resulting in a small die area snd a modular pipelined architecture. The propsoed digital calibration logic which consists of calibration control logic, error averaging logic, and memory can effectively perform self-calibration with little modifying analog functional bolcks of a conventional pipelined A/D conveter.