http://chineseinput.net/에서 pinyin(병음)방식으로 중국어를 변환할 수 있습니다.
변환된 중국어를 복사하여 사용하시면 됩니다.
- 中文 을 입력하시려면 zhongwen을 입력하시고 space를누르시면됩니다.
- 北京 을 입력하시려면 beijing을 입력하시고 space를 누르시면 됩니다.
RISS 인기검색어
- 검색키워드
- 저자 : Jingjian Zhang (검색결과 1 건)
- 무료
- 기관 내 무료
- 유료
-
A Wide-gain-range Intermediate Frequency Integrated Circuit for a Superheterodyne Receiver
Changchun Zhang,Jingjian Zhang,Ying Zhang,Yi Zhang,Jie Liu,Sung Min Park 대한전자공학회 2018 Journal of semiconductor technology and science Vol.18 No.4
A wide-gain-range Intermediate Frequency (IF) integrated circuit is designed and implemented for a superheterodyne receiver in standard 0.18 μm CMOS technology. It consists mainly of a programmable attenuator, a Variable Gain Amplifier (VGA), a downconverting mixer and a fixed gain amplifier. The π-type-network attenuator is chosen over a T-type network one in order for a compact layout. The common-gate-input VGA is used for a high operation frequency, a small phase shift and a wide gain range. The common-gate Gilbert-type mixer with a dynamic current injection technique and a capacitive cross-coupling technique is employed for proper gain, low noise and high linearity. Furthermore, a Phase-Locked Loop (PLL) is also integrated monolithically so as to generate the desired local clock signal for the mixer. Measurement results show that, from an area of 2.16 mm×1.46 mm and power consumption of 234 mW, the IF chip is able to operate properly with a gain range of 5 dB ~ 57 dB, output power of above 0dBm, and so on. In addition, the on-chip local clock with an operation frequency of 660 MHz and a phase noise of -119.34 dBc @1 MHz is achieved.
연관 검색어 추천
이 검색어로 많이 본 자료
활용도 높은 자료
